DSO Quad Logic analyzer application

Same screen as before (011 Enabling capture TIM1 priority)

Out of curiosity, are you using same version of SYS, FPGA… as me?