Easy scrolling and zooming
20 kB capture buffer (10 - 20 thousand transitions, time unlimited)
Automatic grid
Collapsing of long idle periods
Saving to VCD and BMP
4 channels, 500kHz samplerate
[/list]
I wish I could synthetize some code for the FPGA, it would make it so easy to achieve 72 MHz samplerate.
Indeed. I think this is what makes DSO Quad unique Even though there has been some homebrew popping up for Rigol, too, itās not an open platform like the Quad.
Great! Nice to see that somebody is still working on the DSO Quad.
I agree with Johan, the thing I miss most are the timescale display and some cursors.
Congratulations!
Two questions to the author:
How can I download the source code using Windows (without having to download each file separately)
Regarding your superb frequency response analyser: iām trying to extend the range up to 2MHz, and I try to use the āset_square_frequencyā function for generating frequences above 200kHz. But the DSO crashes (hangs) when I call this function. The ___Set (DIGTALā¦) calls are the cause, even with good parameters, but I have no idea why!
Yeah, time measurements would be a great addition and not that difficult to add. Iāll have to do that sometime. I have plenty of plans how to enhance this, but thought I would release something in the meantime
You can use e.g. http://tortoisesvn.net/downloads.html to download the code on Windows.
Re: the frequency response app, the measure_rms function waits on the DMA to get the phase correct. See rms_measurement.c line 35-37. If you donāt care for the phase measurement, you can comment that out. Otherwise youāll have to wait on the timer instead.
Just spotted the Ai and Bi lines in the schematic - direct lines from analog inputs to the STM32 - an answer to my prayers!
Spent two hours trying to get them to work, then realized that the resistors R33 and R34 are not actually on the PCB, even though marked in the schematic.
Hmm, interesting. It is probably something about your hardware that is different from mine. When did you buy your DSO Quad?
You can try holding down button 4 for about 10 seconds. After that, wait a few seconds more and reboot the device and check if there is a file called memory.dmp.
If the application is not completely stuck, holding down button 4 initiates a memory dump. It should also show a message on the screen, but if my LCD code is busted it wonāt.
I ordered my unit sometime around 5/5/11. I had no time or opportunity to actually use it - until now. I updated software (sys, app, fpga) yesterday - following Quad wiki and went up to the latest official versions - everything seems working perfect. Today I decided to try your logic analyzer. I have now tried holding button 4 according to your instructions - nothing happened, no message and no memory.dmp after rebooting to App1 and connecting to PC as USB drive.
One (maybe) interesting thing - when booting to your App3, there appears to be tiny display artifact - something what seems like 1 red pixel (looks like dead pixel on some unperfect LCD screens). This red dot is located at the very bottom line and horizontally it is located somewhere below most right pixel of character āaā in āā¦2012 jpaā. When I keep holding button 3 there is no red dot, but ~0.5s after releasing it it shows. I can provide photos if needed.
Yes, I can see 100% perfect copy of your image when running attached test app on my device. Everything is same, numbers, text strings, color stripesā¦
Then I again flashed your Logic Analyzer app - still the same, stuck at this:
And by the way - thank you very much for your time, I really do appreciate that you are trying to help me.